please look at the description file

Create a structural model for 32-bit ALU using the for generate VHDL statement.

Test the entity: you may want to create several testbenches that test various functionalities of the ALU.

2. Archive all relevant files for submission. Do not submit testbenches or waveforms used for intermediate testing.